Phonon-assisted tunneling plays a crucial role for electronic device performance and even more so with future size down-scaling. We show how one can include this effect in large-scale first-principles calculations using a single "special thermal displacement" (STD) of the atomic coordinates at almost the same cost as elastic transport calculations, by extending the recent method of Zacharias et al. [Phys Rev. B 94, 075125 (2016)] to the important case of Landauer conductance. We apply the method to ultra-scaled silicon devices and demonstrate the importance of phonon-assisted band-toband and source-to-drain tunneling. In a diode the phonons lead to a rectification ratio suppression in good agreement with experiments, while in an ultra-thin body transistor the phonons increase offcurrents by four orders of magnitude, and the subthreshold swing by a factor of four, in agreement with perturbation theory.
Electron-phonon inelastic scattering is one of the major challenges for emerging high-performance ultra-scaled devices, from the viewpoint of both experiments and device simulations 1 . Semi-classical device simulations fail to describe quantum tunneling while atomistic quantum simulations often are too time-consuming to treat phonon scattering accurately. Reducing the computational cost of inelastic, compared to elastic, device simulations has therefore been an important and unsolved challenge for decades since the first ultra-scaled transistors emerged. In the extreme limit of molecular-scale devices there are accurate first-principles methods for inelastic processes available [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] , while in the opposite bulk continuum limit, deformation potentials (DPs) are extracted for Boltzmann transport equations (BTEs) that accurately describe low bias transport [14] [15] [16] [17] . However, in between these two regimes efficient computational methods are missing. One approach is to apply the continuum DP, despite the fact that electron-phonon coupling (EPC) is known to change significantly in nanostructured devices [18] [19] [20] and in an electrostatic environment 21 . Alternatively, it is possible to perform atomistic tight-binding calculations with coarse diagonal self-energy approximations at an extensive computational cost 22, 23 . Modern computers are unable to include EPC from first-principles beyond the molecular scale, while the understanding and design of emerging ultra-scaled devices calls for atomistic simulations with an accurate description of EPC for thousands of atoms including quantum confinement, strain and surface effects.
Stochastic sampling of lattice fluctuations, through molecular dynamics [24] [25] [26] [27] [28] [29] [30] (MD) and Monte Carlo 31-33 , has previously been used to estimate the variation of the Landauer conductance or dielectric function with temperature. Key motivations in these developments are the conceptual simplicity and computer memory efficiency compared to perturbation theory (PT). The MD is able to capture anharmonic effects, but is limited to the classical high temperature regime for systems with light atoms, neglecting zero-point motion and low temperature freezeout of phonons [31] [32] [33] [34] . However, the computational cost of sampling all atomic displacements in the configuration space, introduce yet a system-size-scaling cost which remain an obstacle in all these methods.
Recently, Zacharias et al. 35 showed that the stochastic sampling of configurations can be replaced by a single optimal supercell configuration for band gap renormalization and phonon-assisted optical absorption. Inspired by the work of Zacharias et al., we present in this letter a "special thermal displacement" (STD) method based on nonequilibrium Green's functions (NEGF). The STD method is able to deterministically handle EPC in systems with thousands of atoms with a computational burden equivalent to that of elastic transport. This extends the capability of computer simulations to handle nm-scaled devices. The method applies to systems with a high degree of repetition of the same basic unit cell since it relies on cancellations of errors between degenerate phonon modes. Often good force-fields exist in such systems while the electron-phonon coupling is less well described. We therefore combine phonons obtained by a force-field with the EPC evaluated from Density Functional Theory (DFT). We target systems which have a bulk-like representation of vibrations (non-localized) which is the case for a large selection of technologically important devices. As key examples, we study the properties of bulk silicon, the performance of silicon based rectifiers, and double-gated metal-oxide-semiconductor field-effect transistors (MOSFETs). We demonstrate how EPC can be studied by first-principles calculations for systems with thousands of atoms using modest computer resources, while yielding results consistent with PT for smaller systems. This makes the STD method a promising nanoscale design tool for predicting trends in realistic nano-devices under working conditions.
Finite temperature phonon-assisted tunneling. The starting point is to consider the adiabatic limit of slowly moving atoms where we consider the parametric dependence of the retarded device Green's function, G r (E, {u λ }), on the nuclear displacements, u λ (T, V ). The thermally averaged current is given by,
where
, Γ α are the electrode coupling matrices, and f α the Fermifunction at the chemical potential of lead α. The phonon modes are labeled by λ with frequency ω λ , eigenmode vector e λ , and characteristic length, l λ . The Gaussian width σ is related to the mean square displacement u
In principle these integrals can be computed directly for small systems by Gaussian quadratures or by Monte Carlo importance sampling to obtain the average over the ensemble of possible atomic positions. However, a single STD, u ST D , is sufficient for large systems with a high repetition of smaller unit cells, defined as
Here s λ denotes the sign of the first non-zero element in e λ enforcing the same choice of "gauge" for the modes. Our equations are in the form similar to the dielectric function of bulk systems considered by Zacharias et al. 35, 37 . For completeness we repeat the argument 35 stating that the STD configuration gives the correct thermal average for large systems by comparing the Taylor expansion of Eq. 1 around the equilibrium configuration evaluated at the mode-displacements,
to the Taylor expansion around the STD configuration u ST D evaluated at zero:
The two successive terms, in the sum of the first order part of Eq. 4, cancel each other since for large systems the two phonon modes λ and λ+1 are near degenerate resulting in an equivalent electron-phonon coupling and transmission derivatives. The second order term in Eq. 4 is finite only for λ = λ and specifically λ and λ+1 terms once again have opposite signs. Hereby the STD expression Eq. 4 approaches the direct result Eq. 3 for N → ∞. According to Ref. 35 the accuracy can be controlled not only by system size but also by configurational averaging over configurations with a systematically flipped sign in a subset of the mode displacements in Eq. 2. Unlike PT, which relies on a series truncation at the lowest O(σ 2 ) ∼ O(u 2 ), the STD expression holds to all orders in σ λ . This is consistent with the adiabatic assumption of large displacements and low velocities. The current in Eq. 1 evaluated from the STD, Eq. 2, provides a simple model treating phonon-assisted tunneling and temperature dependent EPC renormalization of the electronic structure on an equal footing. The STD approximates the correct thermal average, T (E, T ) ≈ T (E, u ST D (T )), of the Landauer conductance, and resembles the special quasirandom structures (SQS) used to model infinite random alloys 38 . The phonon occupations could include a contribution, in addition to the thermal n B , from finite bias heating. This would pave the way for current-saturation and heating modeling in nanoscale devices in the future.
Silicon n-i-n junction device. We now turn to device characteristics including EPC 39 . Figure 1 presents full quantum device simulations including EPC for a two-dimensional Si n-i-n double-gated MOSFET with 10 nm gate length. Decreasing the gate-voltage the device goes from an on-state where the current originates from thermionic emission to an off-state where the current is determined by source-to-drain tunneling through the barrier. Comparing the interacting STD-Landauer result with the elastic calculation shows that the on-current is almost unchanged by phonon scattering, Fig. 1b . The oncurrent reaches a value of ∼ 10 A/m even with phononscattering at 300 K. However, phonon-assisted tunneling is found to increase the off-state current by four orders of magnitude. Consequently, we extract a significant subthreshold swing (S) degradation from S ≈ 97 mV/dec to S ≈ 375 mV/dec at 300 K. Existing device simulations on silicon FETs have not reported any significant phonon-assisted S degradation, most likely because they either neglect quantum-tunneling, or are based on deformations potentials (corresponding to a purely imaginary and diagonal self-energy in the NEGF formalism) and effective-mass or tight-binding approximations [40] [41] [42] [43] . A single study found a significant increase in the subthreshold current in SiNWs partly traced back to the renormalization (self-energy real-part), however still within deformation potential approximations 44 . In Fig. 1d we illustrate the temperature dependent broadening and shift of the density of states that effectively modifies the barrier thickness and phonon-assisted tunneling rates from electron states with s/d-type orbital character through evanescent p-type states in the intrinsic barrier region. Since elastic tunneling is suppressed by the orbital symmetry, we find that the off-current is highly sensitive to temperature and significantly increased by EPC at finite temperature.
These results agree with quantum PT, as implemented in the lowest order expansion (LOE) method 2, 45 . The LOE calculation essentially requires evaluation of the transition rates between scattering states for each phonon mode one-by-one. This makes a full LOE calculation computationally more expensive by a factor of at least 6000 from the number of phonon modes present in the device. This is a tremendous task and to achieve this for a single gate-value we employ several computational approximations 36 . In Fig. 1c , we show the temperature dependence of the on-and off-currents and validate the STD-Landauer result with the computational expensive LOE calculation for the off-state. Importantly, we obtain an excellent match between the LOE and STD-Landauer method. The temperature dependence of the current shows that phonon-assisted tunneling is frozen-out below 150 K. Similarly, other simulations have found that phonon broadening of single impurity levels in SiNWs suppress current saturation above 150 K 46 . In conclusion, phonon-assisted tunneling is found to play a major role for leakage currents in ultra-thin body transistors at room temperature.
Silicon Rectifiers. Next we show that finite temperature EPC does not only increase source-to-drain tunneling, but also significantly increases the band-to-band tunneling in p-n junctions. In Fig. 2 we consider transport in a short (6.5 nm) and a long (19.6 Figure 2c(d) shows the modification of the IVcharacteristics due to EPC in the short (long) rectifier. To demonstrate the validity of the STD-Landauer method, we start by comparing the IV curves obtained with that from a PT(LOE) calculation 2, 45 . Again, the PT calculation is computationally more expensive by a factor of at least 150 from the number of modes in the device. Nevertheless, we obtain an almost perfect match between the two in Fig. 2c .
One challenge for DFT simulations of silicon devices is the fact that the screening length is often longer than system sizes reachable by PT calculations. This is illustrated by the local density of states (LDOS) in Fig. 2e-f which show how the typical p-n junction potential profile emerges when increasing the device length. As shown in Fig. 2f , the STD-Landauer approach enables large-scale device simulations including EPC that secures converged screening potentials. In addition, we also see that EPC gives rise to significant changes in the LDOS of the device that highlights the importance of EPC in device characterization. Device performance is measured by its ability to have a high forward current, I ON , and a low reverse leakage current, I OF F . The I ON /I OF F figure-of-merit is reduced from 2×10
8 to 4 at ±0.5 V and 6×10 9 to 5×10 2 at ±0.6 V due to EPC. The reverse current still saturates, but at a much higher value. Hereby the low bias performance in terms of the rectification ratio is ruined demonstrating how the EPC can have detrimental impact on the rectification ratio and consequently a higher power is needed for efficient rectification.
The STD-Landauer result shows an increasing offcurrent due to phonon excitation when increasing the temperature to 300 K. Recent experiments performed by Schmid et al. 47 on pn-junctions made from silicon nanowires with a diameter of 60 nm report on several key features that match our findings. Their experiments at different temperatures underlines the pivotal role played by phonons in the device characteristics. They explore a range of dopings going from normal to Esaki diode characteristics. At room temperature and at the lowest doping corresponding to the onset of Esaki characteristics, they find a maximum off-current density of 10 3 A/cm 2 at a reverse bias of -0.5 V. Our device is at a doping level just before the onset of Esaki characteristics, where Fermi-levels are still inside the gap, cf. Fig. 2f . The doping onset of the Esaki regime serves as a good point of reference since it is independent of the band gap value. In agreement with the experiments we estimate I OF F (−0.5 V ) ≈ 10 3 A/cm 2 and also find I ON /I OF F < 1 below ±0.5 V, while the noninteracting ballistic result is off by roughly six orders of magnitude. In addition, the experiment shows a strong temperature dependence of the off-current indicating an increased probability for transmission across the junction consistent with the additional transport channels opened by EPC in our simulations. Unlike the ballistic noninteracting case we find that I OF F increases with bias, Fig. 2d . This is traced back to an increased window for inelastic transmission across the device that scales with the bias window. Again, this trend fits with the experiments performed by Schmid et al.
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Carrier mobilities. Carrier mobilities limited by EPC is an important performance indicator of materials. Finally we show that the STD-Landauer approach has a predictive power at the level of state-of-the-art BTE solvers 14 based on the full first-principles EPC, and that both methods are in excellent agreement with available experimental results. In Fig. 3 , we present mobilities obtained from the STD-Landauer device model. The
linearly with length, L, of the dynamic region in the ohmic regime. In Fig. 3a we show the transmissions at 300 K for increasing device lengths. From this we extract a one-dimensional resistivity, ρ 1D (T ), which depends on temperature but not on wire length, and the contact resistance, R c . From the density of states, D(E), and carrier density,ñ = ∞ Eg
. The obtained values for bulk silicon compares well with both experimental values as well as BTE results from room temperature. The STD-Landauer result includes multi-phonon effects and assumes the correct quantum occupations where optical modes are frozen-out at low temperatures. The adiabatic assumption neglects, however, the frequency in single-phonon emission for modes with a high frequency which may explain part of the discrepancy at low temperature. Our first-principles calculations further support the conclusion of enhanced electron-phonon coupling in nanowires 19, 24, 50 . In addition, we compare the results obtained with both force-field and DFT phonons for the SiNW giving almost the exact same values. The predictability of the STD-Landauer approach does in general not rely on an accurate description of a single phonon mode but rather the full configuration space. Hereby force-fields become even more relevant for device simulations.
Conclusions. We have presented how a single special thermal displacement (STD) together with a Landauer conductance calculation enables nanometer-scale nonequilibrium device simulations including phononassisted tunneling and temperature renormalization from first-principles. Our results are in excellent agreement with both experiments and state-of-the-art perturbation theory calculations and underlines the key role played by phonon-assisted band-to-band and source-to-drain tunneling in the performance of ultra-scaled silicon rectifiers and transistors. Tunneling from electron states with s/dcharacter through evanescent p-type states in the transistor barrier may put a limit to the performance of sub-10-nm devices and the length-scale where elastic and classical device simulations are reliable. Importantly, the STD-Landauer approach is far more memory and computational efficient making it appealing as an atomistic design tool in electronics. The STD method evaluates phonon coupling under operating conditions and in the future it may open up the possibility for efficient modeling of current-induced heating by letting the phonon occupations depend on the applied bias voltage.
